TMR Tool
 This comprehensive course is a thorough introduction to the Xilinx TMR (XTMR) solution for designs that require Triple Module Redundancy. The XTMR solution incorporates TMRTool, a proprietary software application that offers total control and flexibility for the TMR process for Xilinx FPGAs. TMRTool allows you to easily trade off maximum radiation effect immunity against area, pinout, and board layout consideration. The XTMR solution consists of TMR and device scrubbing. This combination fully accounts for the unique programmable logic and routing resources in FPGAs, delivering maximum SEU/SET protection. This class covers all those topics. This one-day course offers valuable hands-on experience, allowing you to evaluate TMR’s timing impact, as well as area and pinout considerations. You will also perform design verification to ensure functional integrity for pre- and post-TMR circuits. Incoming students with little knowledge of SEU/SET considerations will get a thorough overview of how these risks affect technology in ...DOWNLOAD TMR TOOL COURSE DETAIL
|
At-A-Glance |
Schedule |
- Course
No: MILAE10000-ILT
- Course Duration: 1 Day
- Price: USD $600
or 6 Xilinx
Training Credits
- Level:
Fundamental to Intermediate
-
Prerequisites
> Basic digital design knowledge
- Software
Tools
> TMRTool 7.1
> Xilinx ISE™ 7.1i
> ModelSim™ PE 6.0c
|
Nothing currently scheduled.
Please contact us for customized classes.
Tel: (702) 736-4116 • Fax: (865) 251-9771
|
Do you want to receive news and schedule updates for this course? Subscribe to the Technically Speaking news email list
|
COURSE OUTLINE
Day 1
> Virtex-II Radiation Effects Summary
> XTMR and Scrubbing Overview
> Lab 1: Basic TMRTool Design Flow
> XTMR and TMRTool Details
> XTMR and Timing Constraints
> Lab 2: Timing Constraints and Design Verification
> Performance and Application Issues
> Lab 3: Performance and Application Issues
> Lab 4: TMRTool Custom Macro Flow
LAB DESCRIPTION
This course is a lab-intensive, one-day workshop that gives you practical hands-on experience with TMRTool, design verification, timing constraints, and device implementation. Each lab exercise offers insight to the underlying concepts, while enhancing designer skills and productivity.
Lab 1: Basic TMRTool Design Flow. Incorporate the TMRTool into the overall ISE design flow, set XTMR options, and export the post-TMR design.
Lab 2: Timing Constraints and Design Verification. Update timing constraints for TMR designs, modify the testbench for post-TMR design verification.
Lab 3: Performance and Application Issues. Evaluate trade-offs for output registers and bidirectional I/O, and assess impact of half-latch removal.
Lab 4: TMRTool Custom Macro Flow. Create user-defined macros as necessary for critical paths or functional blocks. Replace existing components for TMR circuit. Rerun simulation to ensure pre- and post-TMR logic and functional integrity. |
|
